

# CONTENTS

---

<i>Preface</i>	<i>vii</i>
<i>List of Abbreviations and Symbols</i>	<i>xv</i>

---

<b>CHAPTER 1: Introduction to Microprocessor</b>	<b>1.1–1.46</b>
--	-----------------

1.1 Terms Used in Microprocessor Literature	1.1
1.2 Evolution of Microprocessors	1.3
1.3 Functional Building Blocks of a Microprocessor	1.6
1.4 Microprocessor-Based System (Organization of a Microcomputer)	1.7
1.4.1 Concept of Multiplexing in a Microprocessor	1.8
1.4.2 Demultiplexing of Address/Data Lines in 8085 Microprocessor	1.9
1.5 INTEL 8085 Pins, Signals and Architecture	1.9
1.5.1 Pin Configuration of 8085 Microprocessor	1.10
1.5.2 Driving X1 and X2 Inputs in 8085 Microprocessor	1.13
1.5.3 Hardware Architecture of 8085 Microprocessor	1.14
1.5.4 Instruction Execution and Data Flow in 8085 Microprocessor	1.16
1.6 INTEL 8086 Microprocessor	1.17
1.6.1 Pins and Signals of INTEL 8086	1.17
1.6.2 Common Signals	1.20
1.6.3 Minimum Mode Signals	1.21
1.6.4 Maximum Mode Signals	1.21
1.6.5 Architecture of INTEL 8086	1.23
1.6.6 8086 Flag Register	1.25
1.6.7 Instruction and Data Flow in 8086	1.26
1.7 ZILOG Z80	1.26
1.8 MOTOROLA 6800	1.30
1.9 Summary	1.34
1.10 Short-Answer Questions	1.35
1.11 Exercises	1.42

**CHAPTER 2: Instruction Set of 8085****2.1–2.68**

- 2.1 Timing Diagram of 8085 2.1
  - 2.1.1 Processor Cycles 2.1
  - 2.1.2 Machine Cycles of 8085 2.1
  - 2.1.3 Opcode Fetch Machine Cycle of 8085 2.2
  - 2.1.4 Memory Read Machine Cycle of 8085 2.2
  - 2.1.5 Memory Write Machine Cycle of 8085 2.3
  - 2.1.6 IO Read Cycle of 8085 2.4
  - 2.1.7 IO Write Cycle of 8085 2.4
  - 2.1.8 Interrupt Acknowledge Machine Cycle of 8085 2.5
  - 2.1.9 Interrupt Acknowledge Cycle of 8085 with RST n Instruction 2.5
  - 2.1.10 Interrupt Acknowledge Cycle of 8085 with CALL Instruction 2.7
  - 2.1.11 Bus Idle Machine Cycle 2.9
  - 2.1.12 Machine Cycle with Wait States 2.9
- 2.2 Instruction Format of 8085 2.11
- 2.3 Addressing Modes 2.11
- 2.4 Instruction Set 2.12
- 2.5 Data Transfer Instructions 2.21
- 2.6 Data Manipulation and Control Instructions 2.29
  - 2.6.1 Arithmetic Instructions 2.29
  - 2.6.2 Logical Instructions 2.36
  - 2.6.3 Branching Instructions 2.43
  - 2.6.4 Machine Control Instructions 2.46
- 2.7 Timing Diagram of Some 8085 Instructions of 8085 2.48
  - 2.7.1 Timing Diagram of STA Instruction 2.49
  - 2.7.2 Timing Diagram of PUSH Instruction 2.50
  - 2.7.3 Timing Diagram of IN Instruction 2.51
  - 2.7.4 Timing Diagram of OUT Instruction 2.52
  - 2.7.5 Timing Diagram of INR M Instruction 2.53
  - 2.7.6 Timing Diagram of CALL Instruction 2.54
  - 2.7.7 Timing Diagram of RET Instruction 2.56
- 2.8 Summary 2.57
- 2.9 Short-Answer Questions 2.57
- 2.10 Exercises 2.64

**CHAPTER 3: Memory and IO Interfacing****3.1–3.46**

- 3.1 Introduction to Memory 3.1
- 3.2 Semiconductor Memory 3.1
  - 3.2.1 ROM and PROM 3.3
  - 3.2.2 EPROM 3.4
  - 3.2.3 Static RAM 3.8
  - 3.2.4 DRAM 3.12
  - 3.2.5 NVRAM 3.12
- 3.3 Interfacing Static RAM and EPROM 3.13
  - 3.3.1 Typical EPROM and Static RAM 3.13
  - 3.3.2 Memory Capacity 3.13
  - 3.3.3 Choice of Memory ICs and Address Allocation 3.14
  - 3.3.4 Generation of Chip Select Signals 3.15
  - 3.3.5 Decoder 3.16
- 3.4 Memory Organization in 8085-Based System 3.17
- 3.5 IO Structure of a Typical Microcomputer 3.21
  - 3.5.1 Interfacing IO and Peripheral Devices 3.22
  - 3.5.2 INTEL IO Port Devices 3.22
  - 3.5.3 INTEL Peripheral Devices 3.23
  - 3.5.4 IO Interfacing in the 8085 Microprocessor-Based System 3.24
- 3.6 Example of Memory and IO Interface in 8085 3.26
- 3.7 Summary 3.39
- 3.8 Short-Answer Questions 3.40
- 3.9 Exercises 3.44

**CHAPTER 4: Interrupt Structure****4.1–4.28**

- 4.1 Interrupt and its Need 4.1
  - 4.1.1 Interrupt Driven Data Transfer Scheme 4.2
- 4.2 Classification of Interrupts 4.2
- 4.3 Sources of Interrupts in 8085 4.3
- 4.4 Interrupts of 8085 4.3
  - 4.4.1 Software Interrupts of 8085 4.3
  - 4.4.2 Hardware Interrupts of 8085 4.4
  - 4.4.3 Priorities of Interrupts of 8085 4.5
  - 4.4.4 Enabling, Disabling and Masking of 8085 Interrupts 4.5
  - 4.4.5 INTR and its Expansion 4.7

- 4.5 Programmable Interrupt Controller-INTEL 8259 4.9
  - 4.5.1 Interfacing 8259 with 8085 Microprocessor 4.10
  - 4.5.2 Functional Block Diagram of 8259 4.11
  - 4.5.3 Processing of Interrupts by 8259 4.13
  - 4.5.4 Programming (or Initializing) 8259 4.15
  - 4.5.5 Initialization Command Words (ICWs) 4.15
  - 4.5.6 Operation Command Words (OCWs) 4.18
- 4.6 Summary 4.19
- 4.7 Short-Answer Questions 4.20
- 4.8 Exercises 4.25

## **CHAPTER 5: Assembly Language Programming**

**5.1–5.78**

- 5.1 Introduction to Assembly Language Programming 5.1
  - 5.1.1 Machine Level Programming 5.1
  - 5.1.2 Assembly Level Programming 5.1
  - 5.1.3 High Level Programming 5.2
- 5.2 Flowchart 5.2
- 5.3 Assembly Language Program Development Tools 5.3
  - 5.3.1 Editor (Text Editor) 5.4
  - 5.3.2 Assembler 5.4
  - 5.3.3 Library Builder 5.5
  - 5.3.4 Linker 5.5
  - 5.3.5 Debugger 5.5
  - 5.3.6 Simulator 5.6
  - 5.3.7 Emulator 5.6
- 5.4 Variables and Constants Used in Assemblers 5.8
- 5.5 Assembler Directives 5.9
- 5.6 Modular Programming 5.11
  - 5.6.1 Linking and Relocation 5.11
  - 5.6.2 Procedure (or) Subroutine 5.12
  - 5.6.3 Handling Subroutine 5.12
  - 5.6.4 Macros 5.13
  - 5.6.5 Delay Routine 5.13
  - 5.6.6 List and Array 5.17
  - 5.6.7 Stack 5.17
- 5.7 Assembly Language Format 5.18
- 5.8 Examples of 8085 Assembly Language Programs 5.19
  - 5.8.1 Simple Programs 5.19
  - 5.8.2 Programs with Loop Structure and Counter 5.32

- 5.8.3 Programs with Indexing 5.46
- 5.8.4 Programs with Lookup Table 5.51
- 5.8.5 Programs with Subroutine 5.53
- 5.8.6 Programs Involving Stack 5.61
- 5.9 Summary 5.66
- 5.10 Short-Answer Questions 5.66
- 5.11 Exercises 5.72

## **CHAPTER 6: Peripheral Devices and Interfacing**

**6.1–6.124**

- 6.1 Programmable Peripheral Devices 6.1
- 6.2 Parallel Data Communication Interface 6.1
  - 6.2.1 Parallel Data Transfer Schemes 6.2
  - 6.2.2 INTEL 8212 6.4
  - 6.2.3 Programmable IO Port and Timer-INTEL 8122/8156 6.6
  - 6.2.4 Programmable Peripheral Interface-INTEL 8255 6.12
  - 6.2.5 Programmable IO Port and Memory-INTEL 8355 6.20
  - 6.2.6 Programmable IO Port and Memory-INTEL 8755 6.21
- 6.3 DMA Data Transfer Scheme 6.22
  - 6.3.1 DMA Controller-INTEL 8237 6.24
  - 6.3.2 DMA Controller-INTEL 8257 6.37
- 6.4 Serial Data Communication Interface 6.45
  - 6.4.1 Serial Data Communication 6.45
  - 6.4.2 RS-232C Serial Data Standard 6.46
  - 6.4.3 USART-INTEL 8251A 6.49
- 6.5 Keyboard and Display Interface 6.55
  - 6.5.1 Keyboard Interface Using Ports 6.55
  - 6.5.2 Display Interface Using Ports 6.61
  - 6.5.3 Latches and Buffers as IO Devices 6.67
- 6.6 Keyboard/Display Controller-INTEL 8279 6.69
  - 6.6.1 Pins, Signals and Functional Block Diagram of 8279 6.69
  - 6.6.2 Keyboard and Display Interface Using 8279 6.73
- 6.7 Programmable Timer-INTEL 8254 6.76
  - 6.7.1 Pins, Signal and Functional Block Diagram of 8254 6.76
  - 6.7.2 Interfacing 8254 with the 8085 Processor 6.78
  - 6.7.3 Programming 8254 6.79
  - 6.7.4 Operating Modes of 8254 6.81
- 6.8 DAC Interface 6.87
  - 6.8.1 DAC0800 6.89
  - 6.8.2 Interfacing DAC0800 with 8085 6.91

- 6.9 ADC Interface 6.92
  - 6.9.1 ADC0809 6.94
  - 6.9.2 Interfacing ADC0809 with 8085 6.97
- 6.10 Liquid Crystal Display (LCD) 6.99
- 6.11 Summary 6.113
- 6.12 Short-Answer Questions 6.115
- 6.13 Exercises 6.121

**CHAPTER 7: Microprocessor-Based System Design and Applications****7.1–7.36**

- 7.1 Designing a Microprocessor-Based System 7.1
- 7.2 8085-Based Minimum System 7.3
- 7.3 Application to Automation Systems 7.5
  - 7.3.1 Sensor Interface in 8085 for Automation System 7.6
  - 7.3.2 Temperature Control System 7.8
  - 7.3.3 Motor Speed Control System 7.11
  - 7.3.4 Traffic Light Control System 7.13
  - 7.3.5 Stepper Motor Control System 7.18
  - 7.3.6 Alarm Controller 7.22
  - 7.3.7 Servo Motor 7.26
- 7.4 Short-Answer Questions 7.34
- 7.5 Exercises 7.35

**APPENDICES****A.1–A.6**

- APPENDIX I 8085A Instructions in Hexadecimal Order A.1
- APPENDIX II 8085A Instructions in Alphabetical Order A.3
- APPENDIX III List of Microprocessors Released by INTEL A.5

**INDEX****I.1–I.6****CHIP INDEX****I.7–I.8**