The 7485 compares two unsigned 4-bit binary numbers (i.e., words). One of them is $A_3 A_2 A_1 A_0$ (i.e., word A); the other is $B_3 B_2 B_1 B_0$ (i.e., word B). Three fully decoded decisions about two 4-bit words





(A, B) are made and are externally available at three outputs. Output A < B will be HIGH when the magnitude of word A is less than the magnitude of word B. Output A = B will be HIGH when word A and B are identical. Output A > B will be HIGH when the magnitude of word A is greater than the magnitude of word B. Words of greater length may be compared by connecting comparators in cascade.

Implementation of Boolean Function using Multiplexers

A Boolean function can be implemented using a multiplexer. If we have a Boolean function of n + 1 variables, we take n of these variables and connect them to the selection lines of a multiplexer. The remaining single variable of the function is used for the inputs of the multiplexer. If A is this single variable, the inputs of the multiplexer are chosen to be either A or \overline{A} or 1 or 0. In this way it is possible to implement any Boolean function of n + 1 variables with a 2^n -to-1 multiplexer. We demonstrate the procedure with the following example.

EXAMPLE 5.2: Implement the function $F(A, B, C) = \Sigma(2, 3, 5, 6)$ using multiplexer.

SOLUTION: The given Boolean function is a 3-variable function. Hence we need a multiplexer with two (i.e., 3 - 1 = 2) selection lines and four (i.e., 2^2) inputs. We take two variables *B* and *C*, and connect them to the selection lines S_1 and S_0 , respectively.

The truth table shown in Fig. 5.26(a) of the given function reveals that the first half of the minterms $(m_0 = \overline{A} \overline{B} \overline{C}, m_1 = \overline{A} \overline{B} C, m_2 = \overline{A} \overline{B} \overline{C} \text{ and } m_3 = \overline{A} \overline{B} C)$ are associated with \overline{A} and the second half $(m_4 = A \overline{B} \overline{C}, m_5 = A \overline{B} C, m_6 = A \overline{B} \overline{C} \text{ and } m_7 = A \overline{B} C)$ with A, since the variable A is in the highest order position in the sequence of variables.

Now we go for preparing implementation table from which we can find values for the multiplexer inputs. The procedure is as follows. First, list the inputs of the multiplexer, I_0 through I_3 , and under them

| Minterm | А | В | С | F | | <i>I</i> 0 | <i>I</i> 1 | l ₂ | |
|---------|---|---|---|---|---|------------|------------|----------------|-------|
| 0 | 0 | 0 | 0 | 0 | Ā | 0 | 1 | 2 | |
| 1 | 0 | 0 | 1 | 0 | | | | - | |
| 2 | 0 | 1 | 0 | 1 | Α | 4 | 5 | 6 | |
| 3 | 0 | 1 | 1 | | | 0 | | | ***** |
| 4 | | 0 | 0 | 0 | | 0 | A | 1 | |
| 5 | | 0 | 1 | | I | د | | | - |
| 0 | | 1 | 1 | | | Valu | les for th | e multipi | exer |
| 1 | | 1 | 1 | 0 | | | inp | uts | |





13

3

7 Ā



(c) Multiplexer implementation

Fig. 5.26 Implementing $F(A, B, C) = \Sigma(2, 3, 5, 6)$ with a multiplexer

5.8 Implement a 4×64 decoder using one 2×4 decoder and four 4×16 decoders.

5.9 Implement the following two functions using a dual 4×1 multiplexer chip (74153).

$$f_1(A, B, C) = ABC + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C$$

$$f_2(A, B, C) = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + A\overline{B}C$$

- --- m

5.10 Implement a 16×1 multiplexer using two 8×1 multiplexers and an OR gate.

Edge-Triggered T Flip-Flop

The T flip-flop is a single-input version of the J-K flip-flop. As shown in Fig. 6.19, the T flip-flop is obtained from a J-K flip-flop if both the inputs J and K are tied together. It receives designation T from its ability to 'toggle'. Its truth table is given in Table 6.6.



Fig. 6.19 J-K flip-flop converted into a T flip-flop

| Table | 6.6 | Truth | table | for a | positive | edge-trig | gered T | flip-flop |
|-------|-----|-------|-------|-------|----------|-----------|---------|-----------|
|-------|-----|-------|-------|-------|----------|-----------|---------|-----------|

| | Inputs | | Output | Comments | | |
|---|--------|-----|-------------|-----------|--|--|
| Т | | CLK | Q | | | |
| 0 | | Ť | Q_p | No change | | |
| 1 | | Ť | \bar{Q}_p | Toggle | | |
| | | | | | | |

Note: $\uparrow = PGT$, $Q_n = Prior$ output state

From the truth table it is clear that if T = 1 the flip-flop acts as a toggle switch. The logic symbols for edge triggered T flip-flops are shown in Fig. 6.20.



Fig. 6.20 Logic symbols for edge triggered T flip-flops that trigger on: (a) PGT (b) NGT

The output Q of an edge-triggered T flip-flop for the T input and the clock is shown in Fig. 6.21. It is assumed that the flip-flop is initially RESET.